| System Features |
| 1. |
5KW MTP program memory for 8 FPPA units (programming cycle at least 1,000 times) |
| 2. |
512 Bytes data RAM for all FPPA units |
|
|
|
| 3. |
Support In System Programming for MTP |
|
|
| 4. |
Two hardware 16-bit timer |
|
|
|
|
| 5. |
Two hardware 8-bit timer |
|
|
|
|
| 6. |
One 12-bit hardware PWM generator with programmable period and duty |
| 7. |
Support PWM generator trigger AD conversion |
|
|
| 8. |
Up to 16-channel 11-bit resolution ADC with 1-channel for internal Bandgap reference voltage |
| 9. |
One 8-time voltage gain Operational Amplifier for current detection |
| 10. |
Hardware Pulse Capture |
|
|
|
|
| 11. |
One 16X8 hardware multiplier |
|
|
|
|
| 12. |
One 16X16 hardware multiplier |
|
|
|
| 13. |
One 16/16 hardware divider |
|
|
|
|
| 14. |
Three general purpose comparators |
|
|
|
| 15. |
Support 3-Phase brushless DC motor |
|
|
|
| 16. |
20 IO pins with option 14 mA or 7mA capability and optional pull-high resistor |
| 17. |
6 Output pins with option 14 mA or 7mA capability |
|
|
| 18. |
6 levels of VDD voltage reset: 4.5V, 4.0V, 3.75V, 3.5V, 3.3V, 3.15V |
| 19. |
14 levels of VDD voltage detection: 4.5V, 4.0V, 3.75V, 3.5V, 3.3V, 3.15V, 3.0V, 2.7V, 2.5V, 2.4V, 2.3V, 2.2V, 2.1V, 2.0V |
| 20. |
Selectable four external interrupt pins: PA0 or PA5, PB0 or PB7 |
| 21. |
Every IO pin can be configured to enable wake-up function |
|
| 22. |
Operating voltage range: 3.15V ~ 6V |
|
|
|
| |
|
|
|
|
|
|
|